Energy-efficiency evaluation of Intel KNL for HPC workloads by Calore, E. et al.
Energy-efficiency evaluation of Intel KNL
for HPC workloads
Enrico CALORE a,1, Alessandro GABBANA a Sebastiano Fabio SCHIFANO a and
Raffaele TRIPICCIONE a
a University of Ferrara and INFN, Italy
Abstract. Energy consumption is increasingly becoming a limiting factor to the
design of faster large-scale parallel systems, and development of energy-efficient
and energy-aware applications is today a relevant issue for HPC code-developer
communities. In this work we focus on energy performance of the Knights Landing
(KNL) Xeon Phi, the latest many-core architecture processor introduced by Intel
for the HPC market. We take into account the 64-core Xeon Phi 7230, and analyze
its energy efficiency using both the on-chip MCDRAM and the regular DDR4 sys-
tem memory as main storage for the application data domain. As a benchmark ap-
plication we use a Lattice Boltzmann code heavily optimized for this architecture,
and implemented using different memory data layouts to store the data-domain. We
then assess the energy consumption using different data-layouts, memory configu-
rations (DDR4 or MCDRAM), and number of threads per core.
Keywords. Energy, KNL, MCDRAM, Memory, Lattice Boltzmann, HPC
1. Introduction
Energy consumption is quickly becoming one of the critical issues in modern HPC sys-
tems, and HPC facilities are constantly trying to increase their energy-efficiency, in order
to hold down the total cost of ownership, increasingly given by the electricity bill. Pro-
cessors and accelerators are the main sources of power drain in computing systems [1]
and thus assessing their energy-efficiency is of paramount importance for the design
of efficient parallel systems. Hardware manufacturers are clearly trying to improve the
energy-efficiency increasing the peak FLOP/watt ratio of their architectures [2]. Beside
of this, it is also relevant to analyze and profile the hardware energy-performance running
real-applications, since high energy-efficient processors may behave highly inefficiently
when running codes unable to exploit a large fraction of their peak performance. For this
reason in this work we study the energy-efficiency of the Intel Knights Landing (KNL)
architecture, using as a benchmarking code a real HPC application, heavily optimized for
several architectures and used for production runs of fluid-dynamics simulations based
on Lattice Boltzmann methods. This application is a good representative of a wider class
of lattice based stencil-codes, including also HPC Grand Challenge applications such as
Lattice Quantum Chromodynamics (LQCD) [3,4,5,6].
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The Intel KNL features a 16GB on-package HBM (High Bandwidth Memory)
namely MCDRAM (Multi-Channel DRAM) which resides on the CPU chip, close to the
processing cores. This memory can be configured as a wide cache, interposed between
the cores and the DDR4 system memory, or as a separate addressable space.
In this work we evaluate the impact on the energy consumption required by the KNL
to complete different kernels of our application, using different number of threads per
core, different memory configurations (i.e. MCDRAM and DDR4), and different mem-
ory data layouts. We then compare the results with recent NVIDIA GPUs. To bench-
mark different processors we adopt different code implementations of the same LBM
application, each apecifically optimized for a different target system.
2. Lattice Boltzmann Application
Behaviour of flows are widely described using the Lattice Boltzmann method (LB) [7]
based on the synthetic dynamics of populations sitting at the sites of a discrete lattice.
These methods, discrete in position and momentum spaces, propagate populations from
lattice-sites to lattice-sites, and then collide them changing their values accordingly. In
this work we consider a state-of-the-art D2Q37 LB model with 37 populations per lattice-
site, that correctly reproduces the thermo-hydrodynamical evolution of a fluid in two
dimensions, and enforces the equation of state of a perfect gas (p= ρT ) [8,9]. This model
has been extensively used for large scale simulations of convective turbulence [10] on
HPC systems [11].
A Lattice Boltzmann simulation starts with an initial assignment of the populations
values, and then for each lattice-point applies in sequence two kernel functions as many
time-steps as needed. The first kernel, called propagate, moves populations across lattice
sites collecting at each site all populations that will interact at the next step (collide) ac-
cording to an appropriate stencil depending on the LB model used. This kernel performs
only a large number of sparse memory accesses, and for this reason is strongly memory-
bound. The latter, called collide, uses as input the populations gathered by the previous
propagate kernel, and performs all the mathematical steps associated to the computation
of the new population values. This function is strongly compute-bound making heavy
use of the floating-point units of the processor. These two kernels take a large fraction of
the simulation execution time.
In the last years several implementations of this model have been developed, and
used both for convective turbulence studies [12], and as benchmarks to profile perfor-
mance of recent developed HPC hardware architectures based on commodity CPUs and
GPUs [13,14,15,16,17]. In this work we use an implementation initially developed for
Intel CPUs [18], and later ported and optimized for the Intel Knights Corner (KNC)
processor [19,20].
3. The Knights Landing Architecture
The Knights Landing (KNL) is the first generation of self-bootable processor based on
the Many Integrated Cores (MIC) architecture developed by Intel. The processor inte-
grates an array of 64, 68 or 72 cores together with four high speed Multi-Channel DRAM
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(MCDRAM) memory banks, providing an aggregate raw peak bandwidth of more than
450 GB/s [21]. It also integrates 6 DDR4 channels supporting up to 384 GB of memory
with a peak raw bandwidth of 115.2 GB/s. Two cores are bonded together into a tile
sharing an L2-cache of 1 MB. Tiles are connected by a 2D-mesh of rings and can be
clustered in several NUMA configurations. In this work we only run using the Quad-
rant cluster configuration where the array of tiles is partitioned in four quadrants, each
connected to one MCDRAM controller. This configurations is the one recommended by
Intel to run applications using the KNL as a symmetric multi-processor, as it reduces the
latency of L2-cache misses, and the 4 blocks of MCDRAM appear as contiguous block
of memory addresses [22].
MCDRAM on a KNL can be configured at boot time as Flat, Cache or Hybrid mode.
The Flat mode configures the MCDRAM as a separate addressable memory, Cache mode
configures the MCDRAM as a last-level cache. The Hybrid mode, allows to use the
MCDRAM partly as addressable memory and partly as last-level cache [23]. In this work
we only consider Flat and Cache configurations.
KNL allows to exploit two levels of parallelism: the first is the task parallelism built
onto the array of cores, and the latter is the data parallelism using the AVX 512-bit vector
(SIMD) instructions. Each core has two out-of-order vector processing units (VPUs) and
supports the execution of up to 4 threads. The KNL has a peak theoretical performance
of 6 TFlops in single precision and 3 TFlops in double precision, and the typical thermal
design power (TDP) is 215 W, including MCDRAM memories. For more details on KNL
architecture see [24].
4. Measuring Energy Consumption on the KNL
As other Intel processors – starting from Sandy Bridge architecture onward – the KNL
integrates power meters and a set of Machine Specific Registers (MSR) that can be read
through the Running Average Power Limit (RAPL) interface. In this work we use the
PACKAGE ENERGY and DRAM ENERGY counters to monitor respectively the energy
consumption of the processor Package (accounting for: Cores, Caches and MCDRAM)
and the DRAM memory system.
A popular way to access these counters is through a library named PAPI [25] pro-
viding a common API for energy/power readings for different processors, partially hid-
ing architectural details. The use of this technique to read energy consumption figures
from Intel processors is a consolidate practice [26], validated by several third parties
studies [27,28].
On top of the PAPI library we have developed a custom library to manage pow-
er/energy data acquisition from hardware registers. It allows benchmarking codes to di-
rectly start and stop measurements, using architecture specific interfaces, such as RAPL
for Intel CPUs and the NVIDIA Management Library (NVML) for NVIDIA GPUs [29].
Our library also lets benchmarking codes to place markers in the data stream in order
to have an accurate time correlation between the running kernels and the acquired pow-
er/energy values. Our code, exploiting the PAPI library, is available for download as Free
Software [30].
We use the energy-to-solution (Es) as metric to measure the energy-efficiency of
processors running our application. This is defined as product of time-to-solution (Ts) and
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average power (Pavg) drained while computing the workload: Es = Ts×Pavg. To measure
Pavg we read the RAPL hardware counters thanks to our wrapper library, and then convert
readout values to Watt. The Package and DRAM power drains can then be summed to
obtain the overall value or analyzed separately.
In the following, we measure this metric for the two most time consuming kernels
of our application, propagate which is strongly memory-bound, and collide which is
strongly compute-bound.
5. Experimental Results
The LB application described in Sec. 2 has been originally implemented using the AoS
(Array of Structure) data layout, showing a satisfactory performance on CPU processors.
While porting the application to GPU devices, a data layout re-factoring has been imple-
mented to fully exploit the parallelism of GPUs, leading to an implementation based on
the SoA (Structure of Array) data layout.
More recently, two slightly more complex data layouts have been introduced [31]
in the quest of a single data structure to be used for a portable implementation, allowing
good performances on most architectures. These data structures, named: CSoA (Clus-
tered Structure of Array) and the CAoSoA (Clustered Array of Structure of Array), al-
low to exploit vectorization on both CPUs and GPUs, still guaranteeing efficient data
memory accesses and vector processing, for both of our application’s critical kernels.
In this work we test all of the above data layouts on the KNL architecture, measuring
the energy consumption of both the Package and DRAM. Moreover we run with various
number of threads and with different memory configurations: i) allocating the lattice only
in the DRAM using the Flat/Quadrant configuration; ii) allocating the lattice only in the
MCDRAM using the Flat/Quadrant configuration; or iii) allocating the lattice only in
the DRAM, but using the MCDRAM as a last level cache, using the Cache/Quadrant
configuration. In the latter case we use a bigger lattice, which could not fit in the cache,
sand for this reason we report all the results normalized per lattice site. Our aim is to
analyze and highlight possible differences in performance, average power, and energy-
efficiency.
In Fig. 1a and Fig. 1b we show the results of our tests, where Power and Energy val-
ues account for the sum of Package and DRAM contributions and Energy is normalized
per lattice site.
Concerning the propagate function, as shown in Fig. 1a, using Flat-mode and allo-
cating the lattice in the MCDRAM memory, the maximum bandwidth using the AoS data
layout is 138 GB/s, while using SoA it can be increased to 314 GB/s (i.e., 2.3×), and
then can be further increased using CSoA layout, reaching a peak bandwidth of 433 GB/s
(3.1× wrt AoS). When using just the regular DRAM, bandwidth drops for all the data
layouts: 51 GB/s for AoS, 56 GB/s for SoA, and 81 GB/s for CSoA. When using the
Cache-mode with a bigger lattice size, which do not fits in the MCDRAM, we measure
a quite constant bandwidth of 59, 60 and 62 GB/s respectively for AoS, SoA and CSoA.
The CAoSoA data layout on the other side, do not provides any benefit over the CSoA for
the propagate function, but as we see in Fig. 1b, it is beneficial for the performance of
the collide.
We record the best ES using Flat-MCDRAM configuration and the CSoA data layout
with a result of ≈ 2.5× energy saving wrt using the AoS data layout.
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(a) propagate function: we report Ts in nano-seconds per site (Top), Pavg in Watt (Middle) and Es
in micro-joules per site (Bottom).
(b) collide function: we report Ts in nano-seconds per site (Top), Pavg in Watt (Middle) and Es in
micro-joules per site (Bottom).
Figure 1. All the performed tests for the three memory configuration (DDR4 Flat, MCDRAM Flat and Cache)
and for different thread numbers (64, 128, 192 and 256). We report three metrics: the time-to-solution (Ts), the
average Power drain (Pavg) and the energy-to-solution (Es). In Fig. 1a for the propagate function and in Fig. 1b
for the collide.
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From the point of view of all the evaluated metrics, using just 64 threads is the best
choice, since it gives the best performance plus the lowest Power drain and Energy con-
sumption. This is justified by the fact that the propagate function is completely memory-
bound and 64 threads are enough to keep fully busy the memory controllers.
Concerning the collide function, similar plots are reported in Fig. 1b, where again
the average Power drain and ES are given as the sum of Package and DRAM contribu-
tions and ES is normalized per lattice size. For Flat-MCDRAM configuration, perfor-
mance increases when changing the data layout from AoS to CSoA and in this case it
can be further increased changing to CAoSoA. On the other side, the worst performance
is shown using SoA, since vectorization can not be exploited successfully in this case,
and moreover memory-alignment can not be granted. When using CAoSoA we measure
a sustained performance of ≈ 1Tflops, corresponding to ≈ 37% of the raw peak per-
formance of the KNL. From our measures, the CAoSoA layout gives the best ES, ≈ 2×
lower wrt to the AoS, both for performance and ES.
In contrast to the behaviour of the propagate, for the collide function ES decreases
using more threads per CPU since this kernel is compute-bound.
For both functions we see that the ES differences, between the various tests per-
formed, are mainly driven by TS. Despite the fact that average Power drain shows differ-
ences up to ≈ 30%, it seems always convenient to choose the best performing configura-
tion from the TS point of view, to obtain also the best energy-efficiency.
In Fig. 2 we highlight the ES metrics for all the different data layouts, using the
Flat configuration and thus using either the off-chip (DDR4) or the on-chip (MCDRAM)
memory, to allocate the whole lattice. Here we display separately the Package and
DRAM contributions, where for each bar in the plot, Package energy is in the bottom and
DRAM energy on top. When using the MCDRAM, its energy consumption is accounted
with the rest of the Package and thus what is displayed as DRAM energy is just due to
the idle Power drain.
The main advantage in using the MCDRAM is clearly for the propagate function
where we can save ≈ 2/3 of the energy wrt the best performing test run using the DDR4
system memory (be aware of the different scales in the y-axes of Fig. 2a). Anyhow, also
for the collide function, shown in Fig. 2b we can halve the energy consumption. In both
the cases the energy saving is mainly given by the reduced execution time, since the
DDR4 average Power drain accounts at most for ≈ 10%.
6. Comparison with other architectures
In this section we comment on the energy-efficiency of the KNL, comparing it to other
processors and accelerators. We have run different implementations of the same code
presented in Sec. 2, each optimized for a specific processor or accelerator, and we have
measured the corresponding energy-to-solutions. To read power and energy hardware
counters we have used our custom wrapper code based on the PAPI library presented in
Sec. 4.
In Fig. 3 we compare the energy-efficiency of a KNL with that of a GK210 GPU
hosted into an NVIDIA K80 board. We have configured the KNL in Flat mode, and
used a lattice size that fits in the 16GB of the KNL’s MCDRAM as well as in the on-
board GPU memory. For both the architectures we report the results using a naive AoS
implementation and using the respective best performing memory layout.
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(a) propagate function. Flat configuration, using the DDR4 system memory (Top) and the MC-
DRAM (bottom). We highlight to the reader the different scales on the y-axes.
(b) collide function. Flat configuration, using the DDR4 system memory (Top) and the MCDRAM
(bottom).
Figure 2. Energy consumption in nano-joules per lattice site, using different memory data layouts and different
number of threads. Each bar represent the Package Energy (bottom), plus the DRAM energy (top), which is
just the DRAM idle energy consumption, when using the MCDRAM).
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Figure 3. Energy-to-solution of the propagate and collide functions, using the AoS data layout and run on the
KNL and on an NVIDIA GK210 GPU, on the left. The same while running with the most energy-efficient data
layout (i.e.,CAoSoA for the KNL and SoA for the GK210) on the right.
To use the AoS data layout is sub-optimal for both the architectures, and the KNL
exhibits a lower ES than the GPU by a factor≈ 3x for both propagate and collide kernels.
Using the most energy-efficient data layout for both architectures – i.e.,CAoSoA for the
KNL and SoA for the GK210 – the propagate and the collide kernels are respectively
≈ 31% and ≈ 55% more energy-efficient on the KNL compared to the GPU. Using the
Cache configuration for the KNL (not shown Fig. 3), if the lattice fits into the cache,
computing performance and energy-efficiency are the same measured for Flat mode.
For lattices which do not fit into the cache, both computing performance and energy-
efficiency of the KNL drops to the level of standard multi-core Intel Xeon CPUs.
Considering the fact that the KNL architecture is more recent than the GK210 used
in this comparison, we can conclude that the energy-efficiency of Intel Xeon Phi and of
NVIDIA GPUs is comparable if data can fit in the KNL’s MCDRAM.
7. Conclusion and future works
In this work we have investigated the energy-efficiency of the Intel KNL for Lattice
Boltzmann applications, assessing the energy to solutions for the most compute relevant
kernels, i.e.,propagate and collide. Based on our experience in using the KNL, related
to our application, and the experimental measures we have observed, some concluding
remarks are in order:
i) applications previously developed for ordinary X86 multi-core CPUs can be easily
ported and run on KNL processors;
ii) performance is strongly affected by the level of vectorization and core parallelism
that applications are able to exploit, otherwise a drop to the level of ordinary multi-core
CPUs or even worst can be easily observed;
iii) for LB applications – and for many others – appropriate data layouts plays a
relevant role to allow for vectorization and an efficient use of the memory sub-system,
improving computing and energy efficiency;
iv) if application data fits within the MCDRAM, performance of KNL are very com-
petitive with that of recent GPU accelerators in terms of both computing and energy-
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efficiency; unfortunately, if this is not the case, performance drops to levels of ordinary
multi-core CPUs or even worst;
In the future, we plan to further investigate energy-efficiency of the KNL providing
a more comprehensive comparison, taking into account more recent GPUs architectures
(such as Pascal and Volta), and also exploring the possibility to use DVFS to tune the
KNL clock frequency.
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